A 4-bit ripple counter and a 4-bit synchronous counter are made by flip -flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively then
A
R=40ns,S=10ns
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
B
R=10ns,S=30ns
No worries! We‘ve got your back. Try BYJU‘S free classes today!
C
R=30ns,S=10ns
No worries! We‘ve got your back. Try BYJU‘S free classes today!
D
R=10ns,S=40ns
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution
The correct option is AR=40ns,S=10ns In ripple counter, total delay time is Te=ntd
where, n= number of bits
Here, n=4
and td=10ns (delay of each FF)
So, we get the worst case delay in ripple counter as Te=4×10ns=40ns
(or) R=40ns
In synchronous counter, all FF's are clocked simultaneously. So its worst delay will be equal to delay of one FF, i.e., Tc=10ns
(or) S=10ns