A logic gate whose output will be in logic 0 state only when all inputs are in logic 1 state is called.