MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

A mod-n count...

Question

A mod-n counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of n is ___

Open in App

Solution

Clear signal is $¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ ¯ Q_{B} . Q_{C}$
Counter is cleared after 0110
$\Rightarrow$ MOD of the counter is 7 as it counts states from 0 to 6.

Suggest Corrections

thumbs-up

1

Similar questions

Q. The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a

Q. A 4 bit ripple counter and a 4 bit synchronous counter are made using flip flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively. then

Q. A 4-bit ripple counter and a 4-bit synchronous counter are made by flip -flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively then

Synchronous counters are ___ than the ripple counters.

Q. A 4-bit synchronous counter with a series carry, uses flip-flop and AND gates, having a propagation delay of 30 ns and 10 ns respectively. The maximum time interval required between two successive clock pulses for reliable operation of the counter is

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Ecosystem

Watch in App

Join BYJU'S Learning Program

CrossIcon