CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Supply Shifters

Consider a pi...

Question

Consider a pipeline processor with 4 stages S1 to S4. We want to execute the following loop : for (i = 1; i < = 1000; i++)
{I1, I2, I3, I4} where the time taken (in ns) by instructions I1 to I4 for stages S1 to S4 are given below:

S1 S2 S3 S4

I1: 1 2 1 2

I2: 2 1 2 1

I3: 1 1 2 1

I4: 2 1 2 1

The output of I1 for i = 2 will be available after

A

12 ns

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

13 ns

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

C

11 ns

No worries! We‘ve got your back. Try BYJU‘S free classes today!

D

28 ns

No worries! We‘ve got your back. Try BYJU‘S free classes today!

Open in App

Solution

The correct option is B 13 ns
Total time = 13 ns

Suggest Corrections

thumbs-up

0

Similar questions

Q. Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

	S1	S2	S3	S4
I1	2	1	1	1
I2	1	3	2	2
I3	2	1	1	3
I4	1	2	2	2

What is the number of cycles needed to execute the following loop?

for (i = 1 to 2) {I1; I2; I3; I4;}

Q. Consider an instruction pipeline with five stages without any branch prediction. Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 12 instruction

I_{1}, I_{2}, I_{3}, . . . . . I_{12}

is execute in this pipelined processor. Instruction

I_{4}

is the only branch instruction and its branch target is

I_{9}

. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is

C P U

10

control signals

S 1

S 10

in various time steps

T 1

T 5

4

I 1

I 4

as shown below.

	$T 1$	$T 2$	$T 3$	$T 4$	$T 5$
$I 1$	$S 1, S 3,$ $S 5$	$S 2, S 4,$ $S 6$	$S 1, S 7$	$S 10$	$S 3, S 8$
$I 2$	$S 1, S 3,$ $S 5$	$S 8, S 9,$ $S 10$	$S 5, S 6,$ $S 7$	$S 6$	$S 10$
$I 3$	$S 1, S 3,$ $S 5$	$S 7, S 8,$ $S 10$	$S 2, S 6,$ $S 9$	$S 10$	$S 1, S 3$
$I 4$	$S 1, S 3,$ $S 5$	$S 2, S 6,$ $S 7$	$S 5, S 10$	$S 6, S 9$	$S 10$

Which of the following pairs of expressions represent the circuit for generating control signals

S 5

S 10

respectively
[(IJ+Ik)Tn indicates that the control signal should be generated in time step

T n

if the instruction being executed is IJ or IK]?

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

The Supply Shifters

ECONOMICS

Watch in App

explore_more_icon

Explore more

Supply Shifters

Standard XI Economics

Join BYJU'S Learning Program

CrossIcon