MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

D Flip Flop and T Flip Flop

Consider the ...

Question

Consider the circuit shown in the following figure:

The D flip-flops are initialized to $Q_{1} Q_{2} Q_{3} = 000.$ After 1 clock cycle, $Q_{1} Q_{2} Q_{3}$ is equal to

Open in App

Solution

$Q_{1} = X_{2}, Q_{2} = Y, Q_{3} = D_{1}, Y = D_{2}$
D-flip truth table:
$\begin{matrix} D_{n} & Q_{n + 1} 0 & 0 1 & 1 \end{matrix}$

Suggest Corrections

thumbs-up

2

Similar questions

Q. The circuit shown in figure below is,

Initially both flip-flops are at 00. After two clock pulses, the content at

Q_{A} Q_{B}

Q. Consider the following logic diagram :

After applying 4 clock pulses, which input sequence(s) for ABC will always generate logic 1 at the output Z ? (Assume initially all flip-flops are cleared)

Q. For the sequential circuit using three J-K flip flops and one AND gate shown below, output of the circuit becomes 1 after every N clock cycles. The value of N is______.

Q. The outputs of the two flip-flops

Q_{1}

Q_{2}

in the figure shown are initialized to 0, 0. The sequence generated at

Q_{1}

upon application of clock signal is

Q. Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of 1 MHz are applied as shown. The frequency (in kHz) of the waveform at

Q_{3}

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

D Flip Flop and T Flip Flop

OTHER

Watch in App

explore_more_icon

Explore more

D Flip Flop and T Flip Flop

Join BYJU'S Learning Program

CrossIcon