MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Consider the ...

Question

Consider the following logic diagram :

After applying 4 clock pulses, which input sequence(s) for ABC will always generate logic 1 at the output Z ? (Assume initially all flip-flops are cleared)

Open in App

Solution

Output, $Z = ¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ ¯ (A + B) [(¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯ ¯ A + B) C] = 1$
So for ABC = 101,110,111,001 will always generate output Z=1

Suggest Corrections

thumbs-up

0

Similar questions

Q. In a J-K flip-flop we have J =

¯ Q

and K = 1 (see figure). Assuming the flip-flop was initially cleared and then clocked for 6 pulses, the sequence at the Q output will be

Q. For the circuit shown in the figure below, two 4-bit parallel-in serial-out shift registers loaded with the data shown are used to feed the data to a full adder. Initially, all the flip-flops are in clear state. After applying two clock pulses, the outputs of the full adder should be

Q. The function performed by the following arrangement of J-K flip-flop is

(Assume initially all flip-flops are cleared)

Q. The initial value of output

(Q_{n})

of a J-K flip flop is 0. If it changes to 1 after application of a clock pulse, then the inputs

K_{n}

J_{n}

before application of the clock pulse are respectively_________.

Q. The circuit shown in figure below is,

Initially both flip-flops are at 00. After two clock pulses, the content at

Q_{A} Q_{B}

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Pictographs and Bar Graphs

Watch in App

Join BYJU'S Learning Program

CrossIcon