1
You visited us
1
times! Enjoying our articles?
Unlock Full Access!
Byju's Answer
Standard XI
Accountancy
Elements of Computer
Consider the ...
Question
Consider the following processor design characteristics:
I. Register-to-register arithmetic operations only.
II. Fixed-length instruction format.
III. Hardwired control unit.
Which of the characteristics above are used in the design of a RISC processor?
Open in App
Solution
RISC processor characteristics:
1. It supports more registers, so ALU operations are performed only on a register data.
2. It support fixed length instructions.
3. It uses hard-wired control unit.
Suggest Corrections
0
Similar questions
Q.
Consider a
C
P
U
where all the instructions require
7
clock cycles to complete execution. There are
140
instructions in the instruction set. It is found that
125
control signals are needed to be generated by the control unit. While designing the horizontal micro-programmed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?
Q.
For computers based on three-address instruction formats, each address field can be used to specify which of the following:
S1: A memory operand
S2: A processor register
S3: An implied accumulator register
Q.
Consider a new instruction named branch-on-bit-set (mnemonic bbs). The instruction "bbs reg, pos, label" jumps to label if bit in position pos of register operand reg is one. A register is 32 bits wide and the bits are numbered 0 to 31, bit in position 0 being the least significant. Consider the following emulation of this instruction on a processor that does not have bbs implemented.
temp
←
reg and mask
Branch to label if temp is non-zero
The variable temp is a temporary register. For correct emulation, the variable mask must be generated by
Q.
Register renaming is done in pipelined processors
Q.
Consider a hypothetical processor with a instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?
View More
Join BYJU'S Learning Program
Grade/Exam
1st Grade
2nd Grade
3rd Grade
4th Grade
5th Grade
6th grade
7th grade
8th Grade
9th Grade
10th Grade
11th Grade
12th Grade
Submit
Related Videos
Computers in Accounting
ACCOUNTANCY
Watch in App
Explore more
Elements of Computer
Standard XI Accountancy
Join BYJU'S Learning Program
Grade/Exam
1st Grade
2nd Grade
3rd Grade
4th Grade
5th Grade
6th grade
7th grade
8th Grade
9th Grade
10th Grade
11th Grade
12th Grade
Submit
Solve
Textbooks
Question Papers
Install app