MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

BODMAS

For computers...

Question

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

S1: A memory operand

S2: A processor register

S3: An implied accumulator register

A

All of S1, S2 and S3

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

Either S2 or S3

No worries! We‘ve got your back. Try BYJU‘S free classes today!

C

Only S2 and S3

No worries! We‘ve got your back. Try BYJU‘S free classes today!

D

Either S1 or S2

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

Open in App

Solution

The correct option is D Either S1 or S2
Address field of 3-address instruction can be either memory operand or processor register. Implied accumulator register can not be address field.

Suggest Corrections

thumbs-up

1

Similar questions

Q. Consider a three word machine instruction

A D D A [R_{0}], @ B

The first operand (destination) "

A [R_{0}]

" uses indexed addressing mode with

R_{0}

as the index register. The second operand (source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is

Q. Consider a hypothetical processor with a instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

Q. Consider the expression (a - 1)* (((b+c)/3)+d)). Let X be the minimum number of registers required by an optimal code generation (without any register spill) algorithm for a load/store architecture, in which (i) only load and store instructions can have memory operands and (ii) arithmatic instructions can have only register or immediate operands. The value of X is

Q. Consider the following processor design characteristics:

I. Register-to-register arithmetic operations only.

II. Fixed-length instruction format.

III. Hardwired control unit.

Which of the characteristics above are used in the design of a RISC processor?

Q. Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3.

Instruction Operation Instruction
Size
(in words)

MOV R1, 5000 ; R1

\leftarrow

Memory [5000] 2

MOV R2, (R1) ; R2

\leftarrow

Memory [(R1)] 1

ADD R2, R3 ; R2

\leftarrow

R2 + R3 1

MOV 6000, R2 ; Memory [6000]

\leftarrow

R2 2

HALT ; Machine halts 1

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack.

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Putting It Together - BODMAS

MATHEMATICS

Watch in App

explore_more_icon

Explore more

Standard V Mathematics

Join BYJU'S Learning Program

CrossIcon