CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Definition of a Determinant

In a system w...

Question

In a system with 32 bit virtual addresses and 1 KB page size, use of one-level page tables for virtual to physical address translation is not practical because of

A

the large amount external fragmentation

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

the large computation overhead in the translation process

No worries! We‘ve got your back. Try BYJU‘S free classes today!

C

the large memory overhead in maintaining page tables

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

D

the large amount of internal fragmentation

No worries! We‘ve got your back. Try BYJU‘S free classes today!

Open in App

Solution

The correct option is C the large memory overhead in maintaining page tables
Given, Page Size = 1 KB = $2^{10}$ bytes
Virtual address is 32 bit long.
So, the required number of pages
$= 2^{32} / 2^{10}$
$= 2^{22}$
$2^{22}$ is a very large. So, the large memory overhead in maintaining page tables.

Suggest Corrections

thumbs-up

1

Similar questions

Q. A multilevel page table is preferred in comparison to a single level page table for translating virtual address to physical address because

Q. A processor uses 36 bit physical addresses and 32 bit virutal addresses, with a page frame size of 4 Kbytes. Each page table entry is of size 4 bytes. A three level page table is used for virtual-to-physical address translation, where the virtual address is used as follows:The number of bits required for addressing the next level page table (or page frame) in the page table entry of the first, second and third level page tables are respectively.

Q. A processor user 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical adresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96% . The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit ratio of 90 %. Main memory access time is 10 ns, cache access time is 1 ns. and TLB access time is also 1 ns.

Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address 0 x 00000000, two contiuous data page starting at virtual address 0 x FFFFF000. The amount of memory required for storing the page tables of this process is

Q. Common Data for Q.4.30 & 4.31
A processor user 2-level page tables for virtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical adresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of 96% . The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit ratio of 90 %. Main memory access time is 10 ns, cache access time is 1 ns. and TLB access time is also 1 ns.

Assumming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns)

Q. In a virtual memory system, size of virtual address is 32-bit, size of physical address is 30-bit, page size is 4 Kbyte and size of each table entry is 32-bit. The main memory is byte addressable. Which one of the followiong is the maximum number of bits that can be used for storing protection and other information in each page table entry?

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Introduction

MATHEMATICS

Watch in App

explore_more_icon

Explore more

Definition of a Determinant

Standard XII Mathematics

Join BYJU'S Learning Program

CrossIcon