wiz-icon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

In the digital circuit shown in figure the flip-flops have set time of 5ns and a worst case delay of 15ns. The AND gate has a delay of 5ns. Maximum possible clock rate for the circuit to operate faithfully is


A
21MHz
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
22MHz
No worries! We‘ve got your back. Try BYJU‘S free classes today!
C
25MHz
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
D
30MHz
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution

The correct option is C 25MHz
Initially, two flip-flops have fixed inputs so, no requirement of setup time.

These two flip flops cause a delay of 30ns and then AND cause a delay of 5ns.

Total delay to reach the third flip flop =35ns. Output of AND gate is connected to the inputs of third flip flop

Third flip flop causes a setup time=5ns

So, T40ns

f140×109

f25MHz

fmax=25MHz

flag
Suggest Corrections
thumbs-up
2
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
PM and Demodulation
PHYSICS
Watch in App
Join BYJU'S Learning Program
CrossIcon