In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delay. The present input condition is P = Q = 0. If the input condition is changed, simultaneously P = Q = 1, the outputs X and Y are

X = 1, Y = 1

No worries! We‘ve got your back. Try BYJU‘S free classes today!

X = 1, Y = 0

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

X = 0, Y = 1

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

X = 0, Y = 0

No worries! We‘ve got your back. Try BYJU‘S free classes today!

Open in App

Solution

The correct option is C X = 0, Y = 1
Present input condition : P = Q = 0
Corresponding outputs are X = Y = 1
When input condition is changed to P = Q = 1 from P = Q = 0
Let gate-1 is faster than gate-2, then the possible outputs are X= 0, Y = 1.
Let gate-2 is faster than gate-1, then the possible outputs are X = 1, Y = 0.

Suggest Corrections

Similar questions

Q. When the input of a two input logic gate are 0 and 0, the output is 1. When the inputs are 1 and 0, the output is zero. The type of logic gate is

Q. A NOR gate and a NAND gate are connected as shown in the figure. Two different sets of inputs are given to this setup. In the first case, the inputs to the gates are

A = 0, B = 0, C = 0

. In the second case, the inputs are

A = 1, B = 0, C = 1

. The output

D

in the first case and second case respectively are:

The following figure shows a logic gate circuit with two inputs A and B and the output C. The voltage wavefront of A, B and C are as shown in the figure.
The logic circuit gate is

Q. The combination of logic gates shown in circuit is given input

A = 0

and

B = 1

The output at

Y

will be

Q. The following figure shows a logic gate circuit with two inputs

A

and

B

and output

C

. The voltage waveform of

A

B

and

C

are as shown in second figure below.

The logic circuit gate is:

Join BYJU'S Learning Program