The ability to temporarily halt the CPU and use this time to send information on buses is called
The ability to temporarily halt the CPU and use this time to send information on buses is called Cycle stealing.
Cycle stealingis a method of accessing computer memory (RAM) or bus without interfering with the CPU. It is similar to direct memory access (DMA) for allowing I/O controllers to read or write RAM without CPU intervention.