The arrangement given represents a logic gate. Copy the following truth table and complete it showing outputs at C and D.
A
B
C
D
0
0
1
0
0
1
1
1
Open in App
Solution
Both the above gates are NAND gates which give output as 0 only when both the inputs are 1 whereas gives output as 1 in rest of the cases. Hence the truth table for the above circuit is shown here.