Question

The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a

Answer 1

Clear signal = $Q_3$ $\odot$ $Q_2$
Counter is clear after 0100
So number of states counted are 0 to 4.
$\Rightarrow$ MOD of the counter is 5.