wiz-icon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

The following logic circuit represents
691458_6cd9cb70f48f4fdcb564d982ceaddff5.PNG

A
NAND gate with output O=¯¯¯¯¯X+¯¯¯¯Y
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
NOR gate with output O=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯X+Y
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
C
NAND gate with output O=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯XY
No worries! We‘ve got your back. Try BYJU‘S free classes today!
D
NOR gate with output O=¯¯¯¯¯X.¯¯¯¯Y
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution

The correct option is A NOR gate with output O=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯X+Y
The given logic circuit is the combination of OR and NOT gates. So it should be the NOR gate. Besides, the NAND gate is the combination of AND and NOT gates.
The output of NOR gate will be O=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯X+Y and output of the NAND gate will be O=¯¯¯¯¯¯¯¯¯XY=¯¯¯¯¯X+¯¯¯¯Y (by de Morgan's law)

flag
Suggest Corrections
thumbs-up
0
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
Logic Gates
PHYSICS
Watch in App
Join BYJU'S Learning Program
CrossIcon