wiz-icon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

The logic gate realized from the circuit as shown in figure is (P and Q are inputs and Y is output)


A

XNOR

No worries! We‘ve got your back. Try BYJU‘S free classes today!
B

XOR

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
C

NOR

No worries! We‘ve got your back. Try BYJU‘S free classes today!
D

OR

No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution

The correct option is B

XOR


Explanation for correct option:

In case of option B,

  1. When the input in P will be high PMOS will be off and NMOS will be on, then the output will be Y=Q¯.
  2. And when the input in P will be low PMOS will be on and NMOS will be off, then the output will be Y=Q.
  3. Thus, a truth table can be formed from this and this truth table will be the truth table of the XOR gate.

P

Q

Y

0

0

0

0

1

1

1

0

1

1

1

0

Explanation for incorrect option:

In case of option A,

  1. The truth table for the XNOR gate is given below.
  2. This is not the same as the truth table of the circuit that is obtained above.
  3. Thus, this option is incorrect.

P

Q

Y

0

0

1

0

1

0

1

0

0

1

1

1

In case of option C,

  1. The truth table for the NOR gate is given below.
  2. This is not the same as the truth table of the circuit that is obtained above.
  3. Thus, this option is incorrect.

P

Q

Y

0

0

1

0

1

0

1

0

0

1

1

0

In case of option D,

  1. The truth table for the OR gate is given below.
  2. This is not the same as the truth table of the circuit that is obtained above.
  3. Thus, this option is incorrect.

P

Q

Y

0

0

0

0

1

1

1

0

1

1

1

1

Hence, option B is correct.


flag
Suggest Corrections
thumbs-up
0
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
Logic Gates
PHYSICS
Watch in App
Join BYJU'S Learning Program
CrossIcon