The output Y of the gate circuit shown in the fig is
A
¯A+¯B
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A+¯B
No worries! We‘ve got your back. Try BYJU‘S free classes today!
C
¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A+B
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
D
A + B
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution
The correct option is C¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A+B Here, OR gate is followed by NOT gate hence, the addition of inputs will be reversed in output i.e. Y=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A+B