wiz-icon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

The output Y of the gate shown in the figure will be represented by :


A
Y=AB
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
Y=A+B
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
C
Y=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A+B
No worries! We‘ve got your back. Try BYJU‘S free classes today!
D
Y=A¯¯¯¯B+B¯¯¯¯A
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution

The correct option is B Y=A+B
Let the output from the 1st gate and the 2nd gate be Y1 and Y2

Y1=¯¯¯¯¯¯¯¯¯¯¯¯AA=¯¯¯¯A

Similarly, Y2=¯¯¯¯¯¯¯¯¯¯¯¯BB=¯¯¯¯B

Now the inputs to the final NAND gate is Y1 and Y2.

Y=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯Y1Y2

Y=¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯A¯¯¯¯B

By DeMorgan's theorem,

Y=¯¯¯¯¯¯¯¯A+¯¯¯¯¯¯¯¯B

Y=A+B

Hence, option (B) is correct.

flag
Suggest Corrections
thumbs-up
1
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
Logic Gates
PHYSICS
Watch in App
Join BYJU'S Learning Program
CrossIcon