MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Two D flip-fl...

Question

Two D flip-flops are connected as a synchronous counter that goes through the following $Q_{B}$ $Q_{A}$ sequence 00 $\to$ 11 $\to$ 01 $\to$ 10 $\to$ 00 $\to$ ...
The connections to the inputs $D_{A}$ and $D_{B}$ are

Open in App

Solution

Present State Next State
$Q_{B}$ $Q_{A}$ $Q_{B}$ $Q_{A}$
0 0 1 1
1 1 0 1
0 1 1 0
1 0 0 0
0 0 1 1

Now using exciation table of D flip-flop
$D_{A}$ = ( $Q_{A}$ $Q_{B}$ + ${¯ Q}_{A}$ ${¯ Q}_{B}$ )
$D_{B}$ = ${¯ Q}_{B}$

Suggest Corrections

thumbs-up

0

Similar questions

Q. Two D-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following

Q_{1}

Q_{0}

\to

\to

\to

\to

\to

D_{0}

D_{1}

respectively should be connected as

Q. Two T-flip flops are connected as a synchronous counter that goes through the following

Q_{B} Q_{A}

Q. The circuit shown in figure below is,

Initially both flip-flops are at 00. After two clock pulses, the content at

Q_{A} Q_{B}

Q. A 4-bit ripple counter and a 4-bit synchronous counter are made by flip -flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively then

Q. A 4 bit ripple counter and a 4 bit synchronous counter are made using flip flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively. then

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Ecosystem

Watch in App

Join BYJU'S Learning Program

CrossIcon