Two NAND gates before the latch circuit shown in figure are used to
The combination of NAND gates shown in figure are equivalent to