The correct option is D AV remains almost zero, then increases, decreases and again becomes zero with increase in input voltage.
In common emittor configuration, n−p−n transistor's voltage gain has AV= almost zero, then increases, decreases and again becomes zero with increase in input voltage.