CameraIcon
CameraIcon
SearchIcon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

A processor uses 36 bit physical addresses and 32 bit virutal addresses, with a page frame size of 4 Kbytes. Each page table entry is of size 4 bytes. A three level page table is used for virtual-to-physical address translation, where the virtual address is used as follows:

The number of bits required for addressing the next level page table (or page frame) in the page table entry of the first, second and third level page tables are respectively.

A
20, 20 and 20
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
24, 24 and 20
No worries! We‘ve got your back. Try BYJU‘S free classes today!
C
24, 24 and 24
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
D
25, 25 and 24
No worries! We‘ve got your back. Try BYJU‘S free classes today!
Open in App
Solution

The correct option is C 24, 24 and 24
Page tables are stored in the main memory and main memory is divided into frames, it means addressing the page table is same as addressing the frames, so we just need to find, the number of bits required for addressing frames.
No.of bits required for first level = 24
No. of bits required for second level = 24
No. of bits required for third level = 24

flag
Suggest Corrections
thumbs-up
2
similar_icon
Similar questions
View More
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
Multilevel Page Tables 1
OTHER
Watch in App
Join BYJU'S Learning Program
CrossIcon