CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Addressing Modes 3

An instructio...

Question

An instruction of size 4 Bytes is stored in memory. Which is a branch instruction and it uses PC relative mode. The target for this instruction is stored on address 560. The relative address field of instruction contains value 230. The value of program counter (PC) before the fetch of this instructions (Assume all the numbers in decimal) is

A

426

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

566

No worries! We‘ve got your back. Try BYJU‘S free classes today!

C

226

No worries! We‘ve got your back. Try BYJU‘S free classes today!

D

326

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

Open in App

Solution

The correct option is D 326
option (b)

Target address = PC + relative address field value

560 = PC + 230

PC = 560 - 230

PC = 330

This is the value of PC after instruction fetch.

before fetch = 330 - 4 [Size of instruction = 4 ]

= 326

Suggest Corrections

thumbs-up

0

Similar questions

Q. An instruction is stored in memory at address 300, with it's address field at address 301. The address field contains value 400. If the instruction is a branch instruction, which uses PC- relative mode for target address. Then the decimal value of target address is _________ . (All numbers are in decimal)

Q. Consider a machine where each instruction is exactly 'w' bytes long. All types of branching instructions are using PC-relative addressing mode with relative address(offset) specified in bytes to the target location of the branch instruction. Further, the offset is always with respect to the address of the next instructions in the program sequence. Consider a program (instruction sequence) with n instruction

n u m b e r e d I_{0} t o I_{n - 2} . L a s t i n s t r u c t i o n I_{n - 1} i s t h e

branch instruction and its target is first instruction

I_{0}

. The value of offset for branch instruction is

Q. Consider a processor with byte-addressable memory. Assume that all registers, including Program Counter (PC) and Program Status Word (PSW), are of size 2 bytes. A stack in the main memory is implemented from memory location

(0100)_{16}

and it grows upward. The stack pointer (SP) points to the top element of the stack. The current value of SP is

(016 E)_{16}

. The CALL instruction is of two words, the first word is the op-code and the second word is the starting address of the subroutine (one word = 2 bytes).

The CALL instruction is implemented as follows:The content of PC just before the fetch of a CALL instruction is

(5 F A 0)_{16}

. After execution of the CALL instruction, the value of the stack pointer is

Q. A two-word instruction is stored in memory at an address designated by the symbol w. The address field of the instruction (stored at w + 1) is designated by the symbol Y. The operand used during the execution of the instruction is stored at an address symbolized by 7.

Which of the following relation is true for direct addressing mode?

Q. A digital computer has a memory unit with 32-bits per word. The instruction set architecture size is a 250. All instructions supported by computer have one mode field to support 10 addressing modes and an address field: apart from opcode field. The maximum allowable size of memory (in MB) if each instruction is stored in one word is__________.

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Addressing Modes 3

OTHER

Watch in App

explore_more_icon

Explore more

Addressing Modes 3

Join BYJU'S Learning Program

CrossIcon