CameraIcon

SearchIcon

MyQuestionIcon

276

You visited us 276 times! Enjoying our articles? Unlock Full Access!

Addressing Modes 3

Consider a ma...

Question

Consider a machine where each instruction is exactly 'w' bytes long. All types of branching instructions are using PC-relative addressing mode with relative address(offset) specified in bytes to the target location of the branch instruction. Further, the offset is always with respect to the address of the next instructions in the program sequence. Consider a program (instruction sequence) with n instruction $n u m b e r e d I_{0} t o I_{n - 2} . L a s t i n s t r u c t i o n I_{n - 1} i s t h e$ branch instruction and its target is first instruction $I_{0}$ . The value of offset for branch instruction is

Open in App

Solution

option(d)

Instruction sequence in memory

$W h i l e e x e c u t i n g I_{n - 1} i n s t r u c t i o n (b r a n c h i n s t r u c t i o n) v a l u e o f P C = n w$
$T r a g e t a d d r e s s = 0 = P C + o f f s e t$
$o f f s e t = - n w$

Suggest Corrections

thumbs-up

0

Similar questions

Q. An instruction of size 4 Bytes is stored in memory. Which is a branch instruction and it uses PC relative mode. The target for this instruction is stored on address 560. The relative address field of instruction contains value 230. The value of program counter (PC) before the fetch of this instructions (Assume all the numbers in decimal) is

Q. An instruction is stored in memory at address 300, with it's address field at address 301. The address field contains value 400. If the instruction is a branch instruction, which uses PC- relative mode for target address. Then the decimal value of target address is _________ . (All numbers are in decimal)

Q. A 2-Byte long machine insturction is stored in memory at address

(710)_{16}

. The branch is made to location

(630)_{16}

. What is the signed offset value (in bytes) present in the instruction?

Q. Consider an instruction pipeline with five stages without any branch prediction. Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 12 instruction

I_{1}, I_{2}, I_{3}, . . . . . I_{12}

is execute in this pipelined processor. Instruction

I_{4}

is the only branch instruction and its branch target is

I_{9}

. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is

Q. The branch instruction can be detected in ______ phase of instruction execution; condition evaluation for the branch instruction is done in ________ phase and program counter value is updated in _______ phase.

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Addressing Modes 3

OTHER

Watch in App

explore_more_icon

Explore more

Addressing Modes 3

Join BYJU'S Learning Program

CrossIcon