CameraIcon
CameraIcon
SearchIcon
MyQuestionIcon
MyQuestionIcon
1
You visited us 1 times! Enjoying our articles? Unlock Full Access!
Question

Assertion :In a series RLC circuit, if VR,VL and VC denote ems voltage across R,L and C, respectively, and Vs is the rms voltage across the source, then VS=VR+VL+VC. Reason: In ac circuits, Kitchoff's voltage law is correct at every instant of time.

A
Both Assertion and Reason are correct and Reason is the correct explanation for Assertion
No worries! We‘ve got your back. Try BYJU‘S free classes today!
B
Both Assertion and Reason are correct but Reason is not the correct explanation for Assertion
No worries! We‘ve got your back. Try BYJU‘S free classes today!
C
Assertion is correct but Reason is incorrect
No worries! We‘ve got your back. Try BYJU‘S free classes today!
D
Both Assertion and Reason are incorrect
Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses
Open in App
Solution

The correct option is D Both Assertion and Reason are incorrect
kirchoff's voltage law states that the directed sum of the electrical voltage around any closed network is zero. Put simply the sum of the voltages in any closed loop is equivalent to the sum of the potential drops in that loop. Therefore Vs=VR+VC+VL. kirchof's law is followed at every instant of time in all the circuits.

flag
Suggest Corrections
thumbs-up
0
similar_icon
Similar questions
View More
Join BYJU'S Learning Program
similar_icon
Related Videos
thumbnail
lock
Conductivity and Resistivity
PHYSICS
Watch in App
Join BYJU'S Learning Program
CrossIcon