Consider a hypothetical process which supports a maximum of 512 MB of byte addressable memory. Processor uses memory mapped I/O configuration: in which 3 most significant bits of address needs to be zero to assign the addrss to I/O-Port. How many number of port addresses (I/O addresses) and memory addresses possible in the processor respectively?