CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Identifying Functions using Ordered Pairs

Consider a ma...

Question

Consider a machine with a byte addressable main memory of $2^{20}$ bytes, block size of 16 bytes and a direct mapped cache having $2^{12}$ cache lines. Let the addresses of two consecutive bytes in main memory be $(E 201 F)_{16}$ and $(E 2020)_{16}$ . What are the tag cache line address (in hex) for main memory address $(E 201 F)_{16}$ ?

A

2, 01F

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

E, 201

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

C

E, E20

No worries! We‘ve got your back. Try BYJU‘S free classes today!

D

F, 201

No worries! We‘ve got your back. Try BYJU‘S free classes today!

Open in App

Solution

The correct option is B E, 201

$Tag = E_{16}$ $line = 201_{16}$

Suggest Corrections

thumbs-up

0

Similar questions

Q. A cache is initially organized as fully associative with tag-size of 26-bits and block-size of 32-bytes. For efficient implementation same cache is converted into 8-way set associative cache with same block size. If the main memory is byte-addressable then the tag size in main memory address (in bits) in set-associative organization should be ________for a cache which contains 16 K number of blocks.

Q. Main memory access time is 200 nsec for 1 memory cell. Memory is word addressable with 1-word size of 2 bytes. In case of cache miss a block is transferred from main memory to cache memory; which is of size 64 bytes. Transfer bandwidth of memory is 1GB/sec.

The total miss penalty time ________ nsec.

Q. Conisder the following :

No. of cycles to send address to memory = 2
No. of cycles to access main memory = 15
No. of cycles to transfer a data = 2

Assume that main memory is byte addressable and cache block size is 4 bytes. Further assume that clock rate of CPU is 2GHz. The miss penalty time is __________ns.

Q. When there is miss in cache. CPU access main memory to transfer a block of 64B to cache. Main memory is byte addressable with access time of 100 nsec. If CPU takes 10 nsec to send the transfer request (which includes main memory address and control signals) to main memory and memory system transfers content to cache with a rate of 1 GB/sec, then total miss penalty time is ______nsec.

Q. Consider a direct mapped cache of size

32 K B

with block size

32

C P U

32

bit addresses. The number of bits needed for cache indexing and the number of tag bits are respectively

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Identifying Functions Using Ordered Pairs

MATHEMATICS

Watch in App

explore_more_icon

Explore more

Identifying Functions using Ordered Pairs

Standard VIII Mathematics

Join BYJU'S Learning Program

CrossIcon