In the circuit shown in figure, the voltage drop between A and D is
In the circuit shown in figure, the steady state voltage drop across the capacitor is :