CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Weimar Republic

The use of mu...

Question

The use of multiple register windows with overlap causes a reduction in the number of memory accesses for

1. Function locals parameters
2. Register saves and restores
3. Instruction fetches

A

1, 2 a n d 3

No worries! We‘ve got your back. Try BYJU‘S free classes today!

B

1 O n l y

No worries! We‘ve got your back. Try BYJU‘S free classes today!

C

2 O n l y

No worries! We‘ve got your back. Try BYJU‘S free classes today!

D

3 O n l y

Right on! Give the BNAT exam to get a 100% scholarship for BYJUS courses

Open in App

Solution

The correct option is D $3 O n l y$
The use of multiple register windows with overlap causes a reduction in the number of memory access for instruction fetches only.

Suggest Corrections

thumbs-up

0

Similar questions

Q. Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:
3 clock cycles

ADD with both operands in register:
1 clock cycle

Instruction fetch and decode:
2 clock cycles per word

The total number of clock cycles required to execute the program is

Q. Consider a hypothetical processor with a instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

Q. Instruction set architecture of computer system has a size of 25. Each instruction has an opcode, an addressing mode field to support 9 modes and address field to access a 16 MB memory or to access one of 32 register. The system uses variable size instructions. Maximum size of instruction is x-bits and minimum size of instruction is y-bits. The value of x - y is _______

Q. Consider the expression (a - 1)* (((b+c)/3)+d)). Let X be the minimum number of registers required by an optimal code generation (without any register spill) algorithm for a load/store architecture, in which (i) only load and store instructions can have memory operands and (ii) arithmatic instructions can have only register or immediate operands. The value of X is

Q. Consider a three word machine instruction

A D D A [R_{0}], @ B

The first operand (destination) "

A [R_{0}]

" uses indexed addressing mode with

R_{0}

as the index register. The second operand (source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Weimar Republic

HISTORY

Watch in App

explore_more_icon

Explore more

Weimar Republic

Standard IX History

Join BYJU'S Learning Program

CrossIcon