CameraIcon

SearchIcon

MyQuestionIcon

1

You visited us 1 times! Enjoying our articles? Unlock Full Access!

Binary Operation

The branch in...

Question

The branch instruction can be detected in phase of instruction execution; condition evaluation for the branch instruction is done in phase and program counter value is updated in _ phase.

Open in App

Solution

Decode, execution, execution

Suggest Corrections

thumbs-up

0

Similar questions

Q. Consider a machine where each instruction is exactly 'w' bytes long. All types of branching instructions are using PC-relative addressing mode with relative address(offset) specified in bytes to the target location of the branch instruction. Further, the offset is always with respect to the address of the next instructions in the program sequence. Consider a program (instruction sequence) with n instruction

n u m b e r e d I_{0} t o I_{n - 2} . L a s t i n s t r u c t i o n I_{n - 1} i s t h e

branch instruction and its target is first instruction

I_{0}

. The value of offset for branch instruction is

Q. During branch instruction execution value of program counter (PC)

Q. An instruction of size 4 Bytes is stored in memory. Which is a branch instruction and it uses PC relative mode. The target for this instruction is stored on address 560. The relative address field of instruction contains value 230. The value of program counter (PC) before the fetch of this instructions (Assume all the numbers in decimal) is

Q. An instruction pipeline takes x-cycles to execute n-number of instructions without any hazard, with hazard same n- instructions are executed in y-cycles. This hazard is a branching hazard in which each branch instruction causes 2 stall cycles. There are 54 branch instructions among n =200 total instructions. If value of y = 312.
Then number of segments in the pipeline is _______

Q. Consider an instruction pipeline with five stages without any branch prediction. Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 12 instruction

I_{1}, I_{2}, I_{3}, . . . . . I_{12}

is execute in this pipelined processor. Instruction

I_{4}

is the only branch instruction and its branch target is

I_{9}

. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is

View More

Join BYJU'S Learning Program

similar_icon

Related Videos

lock

Binary Operations

MATHEMATICS

Watch in App

explore_more_icon

Explore more

Binary Operation

Standard XII Mathematics

Join BYJU'S Learning Program

CrossIcon